Range-Aggregate Proximity Detection for Design Rule Checking in VLSI Layouts

نویسندگان

  • R. Sharathkumar
  • Prosenjit Gupta
چکیده

In a range-aggegate query problem we wish to preprocess a set S of geometric objects such that given a query orthogonal range q, a certain intersection or proximity query on the objects of S intersected by q can be answered efficiently. Although range-aggregate queries have been widely investigated in the past for aggregation functions like average, count, min, max, sum etc. there is little work on proximity problems. In this paper, we consider the problem of determining if any pair of points in a query range are within a constant λ of each other. We consider variants with ranges being a vertical strip, a quadrant and a rectangle. All our solutions work in close to linear space and polylogarithmic query time.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Data Structures for Reporting Extension Violations in a Query Range

Design Rule Checking (DRC) in VLSI design involves checking if a given VLSI layout satisfies a given set of rules, and reporting the violations if any. We propose data structures for reporting violations of the minimum extension rule in a query window of

متن کامل

Efficient routability checking for global wires in planar layouts

| In VLSI and printed wiring board design, routing process usually consists of two stages: the global routing and the detailed routing. The routability checking is to decide whether the global wires can be transformed into the detailed ones or not. In this paper, we propose two graphs, the capacity checking graph and the initial ow graph, for the e cient routability checking.

متن کامل

An Edge-Endpoint-Based Configurable Hardware Architecture for VLSI CAD Layout Design Rule Checking

Design rule checking (DRC) is an important step in VLSI design in which the widths and spacings of design features in a VLSI circuit layout are checked against the design rules of a particular fabrication process. In the past, some efforts to build hardware accelerators for DRC have been proposed, but these efforts were hobbled by the fact that it is often impractical to build a different rule-...

متن کامل

An Integer Based Hierarchical Representation for VLSI

Geometries with 45° line segments are often used in integrated circuit layouts, since they can save considerable area. In the limit, the introduction of 45° lines is only 5% less dense than optimal geometry, i.e. circular geometry, whereas manhattan geometry is 27% less dense [7]. Obviously any actual design cannot make use of this density factor everywhere but figure 1 illustrates a simple but...

متن کامل

A Meta-Interpreter for Circuit-Extraction

The design of a VLSI circuit consists of a description of the circuit in terms of its components and subcomponents at various levels of detail To verify that the layout of a VLSI circuit conforms to its design one needs to work back wards from the lowest level description of the circuit and recognize the higher level components it constitutes This paper is concerned with the application of logi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006